TixelJobs
C
Cerebras Systemsvia Greenhouse

Design Verification Engineer- Tile

Sunnyvale, CA$120K - $240K/yrPosted 1mo ago
OtherMid LevelFull-time#ai-lab

Not sure if you're a good fit?

Upload your resume and TixelJobs AI will compare it against Design Verification Engineer- Tile at Cerebras Systems. Get a match score, missing keywords, and improvement tips before you apply.

Free preview · Your resume stays private

About the Role

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.  

Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. 

Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

Key Responsibilities 

  • Work with architects, designers, post-silicon, and software engineers, to ensure a high-quality design that works for silicon. 
  • Develop and implement verification strategies, detailed tests, and coverage plans based on micro-architecture. 
  • Create verification methodologies and reusable environments, including components such as stimulus, checkers, assertions, and coverage. 
  • Implement tests, manage regressions, gather coverage, and debug test failures. 
  • Collaborate with cross-functional teams, including architecture, RTL design, physical design, firmware, and validation. 
  • Analyze and debug complex issues across simulation, emulation, and silicon bring-up phases. 
  • Continuously enhances verification infrastructure and flows to improve efficiency and quality. 
  • Share